

# REVISION HISTORY


## Schematics Index:

- 01 REVISION HISTORY
- 02 BLOCK
- 03 POWER TREE
- 04 GPIO ASSIGNMENT
- 05 DDR3 16X2
- 06 CPU BANK0\_13\_33
- 07 CPU BANK500\_501\_502
- 08 CPU BANK34\_35
- 09 CPU POWER
- 10 USB PHY
- 11 USB ETH & USB HUB
- 12 USB CONNs & TF
- 13 NAND FLASH & MISC.
- 14 +VIN,+5V,+1V
- 15 MEM\_VDDIO,+1.8V,+3.3V

Revision	Description	Date
Ver 1.0	Initial	2016-09-14
Ver 1.1	12 - FB7 Footprint change to BEAD0402 14 - short R433	2016-10-10
	7 - Remove SW3, Add R444,Q7 7 - Uninstall R46, Install R430	2016-10-21
Ver 1.2	L7,L8,L9 电感封装改变	2016-12-9
Ver 1.3	Add FB10,FB11,FB12	2017-03-30
Ver 1.4	no change, just PCB layout	2017-09-01
Ver 1.5	TP11 - TP16 封装由表贴改为通孔, layout布局改为曲线排列	2018-09-10



Address		
Title		
Lichee Tang Hex		
Size A3	Page Name REVISION HISTORY	Rev 1.5
Date: Tuesdav, September 11, 2018		
Sheet 1 of 15		

# BLOCK



# POWER TREE


5V/1V ----> 1.8V ---->3.3V/1.5V





# GPIO ASSIGNMENT

PIN	Defination	Function
-----	------------	----------


Address		
Title		
Lichee Tang Hex		
Size A3	Page Name GPIO ASSIGNMENT	Rev 1.5
Date: Monday, September 10, 2018	Sheet 4	of 15




# CPU




FPGA DONE




## FPGA VBAT




## JTAG




## 3.3V




IC\_FPGA\_Z7020




## 3.3V







IC\_FPGA\_Z7020



Address			
Title			
Lichee Tang Hex			
Size	Page Name	Rev	
A3	CPU BANK0_13_33	1.5	
Date:	Monday, September 10, 2018	Sheet	6 of 15















Address	
Title	
Lichee Tang Hex	
Size	Page Name
Custom	CPU BANK500_501_502
Date:	Monday, September 10, 2018
Sheet	7 of 15
Rev	1.5






Address			
Title			
Lichee Tang Hex			
Size	Page Name	Rev	
Custom	CPU BANK34_35	1.5	
Date:	Monday, September 10, 2018	Sheet	8 of 15








Address		
Title		Lichee Tang Hex
Size	Page Name	Rev
A3	CPU POWER	1.5
Date:	Monday, September 10, 2018	Sheet 9 of 15




Address			
Title			
Lichee Tang Hex			
Size	Page Name	Rev	
A3	USB PHY	1.5	
Date:	Monday, September 10, 2018	Sheet	10 of 15

# USB HUB & ETHERNET




Address			
Title			
Lichee Tang Hex			
Size	Page Name	Rev	
Custom	USB ETH & USB HUB	1.5	
Date:	Monday, September 10, 2018	Sheet	11 of 15

# T-CARD




# USB CONN





note: Make sure the routing between the ESD and the USB connectors should be on the same PCB side

Differential pairs  
ZO= 90 ohm




Address			
Title			
Lichee Tang Hex			
Size	Page Name	Rev	
A3	USB CONNS & TF	1.5	
Date:	Monday, September 10, 2018	Sheet	12 of 15


# UART/I2C/FAN/HASH-IO




# LED







# KEY





# FAN



Address			
Title		Lichee Tang Hex	
Size	Page Name	Rev	
A3	NAND FLASH & MISC.	1.5	
Date:	Monday, September 10, 2018	Sheet	13 of 15



Address		
Title		
Lichee Tang Hex		
Size	Page Name	Rev
Custom	+VIN,+5V,+1V	1.5
Date:	Monday, September 10, 2018	Sheet 14 of 15



Address			
Title			
Lichee Tang Hex			
Size	Page Name	Rev	
Custom	MEM_VDDIO,+1.8V,+3.3V	1.5	
Date:	Monday, September 10, 2018	Sheet	15 of 15